



# TRANSMITTAL FORM

(to be used for all correspondence after initial filing)

Total Number of Pages in This Submission

10

Application Number

10/661,037

Filing Date

September 12, 2003

First Named Inventor

John D. Hyde et al.

Art Unit

Unassigned

Examiner Name

Unassigned

Attorney Docket Number

IMPJ-0003D1

## ENCLOSURES (check all that apply)

Fee Transmittal Form

Fee Attached

Amendment / Reply

After Final

Affidavits/declaration(s)

Extension of Time Request

Express Abandonment Request

Information Disclosure Statement

Certified Copy of Priority Document(s)

Response to Missing Parts/ Incomplete Application

Response to Missing Parts under 37 CFR 1.52 or 1.53

Drawing(s)

Licensing-related Papers

Petition

Petition to Convert to a Provisional Application

Power of Attorney, Revocation Change of Correspondence Address

Terminal Disclaimer

Request for Refund

CD, Number of CD(s) \_\_\_\_\_

After Allowance Communication to Group

Appeal Communication to Board of Appeals and Interferences

Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)

Proprietary Information

Status Letter

Other Enclosure(s) (please identify below):

Remarks

## SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT

Firm or Individual name

David B. Ritchie, Reg. No. 31,562  
Thelen Reid & Priest LLP

Signature

Date

1-9-2004

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below.

Typed or printed name

Beatrice Orozco

Signature

Date

1/12/04

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT: John D. Hyde et al.

SERIAL NO.: 10/661,037

FILING DATE: September 12, 2003

TITLE: Method and Apparatus for Trimming High-Resolution Digital-To-Analog Converter

EXAMINER: Unassigned

ART UNIT: Unassigned

---

**CERTIFICATE OF MAILING**

I hereby certify that this paper is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents & Trademarks, Alexandria, VA 22313-1450, on the date printed below:

Date: 1/12/04

Name:   
Beatrice Orozco

---

**Commissioner for Patents**  
**Alexandria, VA 22313-1450**

---

**INFORMATION DISCLOSURE STATEMENT**

Each item of information listed in the attached FORM PTO-1449, for which a copy of each is attached, may be material to the examination of the above-identified application and is, therefore, submitted in compliance with the duty of disclosure defined in 37 CFR §§ 1.56, 1.97 and 1.98. The Examiner is requested to make these items of official record in this application. Pursuant to 37 C.F.R. § 1.98, a copy of each of the documents cited was submitted in Application No. 09/929,652 upon which is based a claim for priority under 35 U.S.C. § 120. The Examiner is requested to make these items official record in this application.

This Information Disclosure Statement under 37 CFR §§ 1.56, 1.97 and 1.98 is not to be construed as a representation that a search has been made, that additional information material to

the examination of this application does not exist, or that any one or more of these items constitutes prior art.

Copies of the documents listed in the attached Form 1449 were previously submitted in prior application Serial No. 09/929,652, filed August 13, 2001, upon which Applicants rely for the benefits provided in 35 U.S.C. § 120. In accordance with 37 C.F.R. 1.98(d), copies of the listed documents are not included.

**I**

This statement is filed pursuant to:

37 C.F.R. § 1.97(b).

This information disclosure statement is filed either (1) within three months of the filing date of a national application other than a continued prosecution application under § 1.53(d); (2) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application; (3) before the mailing date of a first office action on the merits, or (4) before the mailing of a first office action after the filing of a Request for Continued Examination under 37 C.F.R. § 1.114, whichever event occurs last.

Accordingly, this information disclosure statement requires no fee and no certification.

37 C.F.R. § 1.97(c).

This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97 (b), but before the mailing date of either (1) a final action under 37 C.F.R. § 1.113; (2) a notice of allowance under 37 C.F.R. § 1.311; or (3) an action that otherwise closes prosecution in the application.

Accordingly, this information disclosure statement requires either the fee specified in 37 C.F.R. § 1.17 (p) for submission of an information disclosure statement under 37 C.F.R. § 1.97 (c) (\$180); or a certification according to 37 C.F.R. § 1.97 (e).

37 C.F.R. § 1.97(d).

This information disclosure statement is filed after the period specified in 37 C.F.R. § 1.97 (c).

Accordingly, this information disclosure statement requires the fee specified in 37 C.F.R. § 1.17 (p) to consider an information disclosure statement under 37 C.F.R. § 1.97(d) (\$180), and a certification according to 37 C.F.R. § 1.97(e).

If this statement crosses in the mail with an office action, or is otherwise not in the indicated category of 37 C.F.R. § 1.97, it is respectfully requested that this statement be treated in

the next appropriate category and made of record. To the extent required, please treat this paper as a conditional petition for acceptance of the information disclosure statement.

II

(X) No fee is due.

( ) The fee specified in 37 C.F.R. § 1.17(p) for submission of an information disclosure statement under 37 C.F.R. § 1.97(c) is enclosed (\$180).

Please charge any additional required fee or credit any overpayment to our deposit account number 50-1698. An additional copy of this page is enclosed.

III

Pursuant to 37 C.F.R. § 1.97(e) , I certify:

(X) No certification is necessary.

(1) Each item of information contained in the information disclosure statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information statement; or

(2) No item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c), more than three months prior to the filing of the statement.

Respectfully submitted,  
THELEN REID & PRIEST LLP

Dated: January 9, 2004

  
\_\_\_\_\_  
David B. Ritchie  
Reg. No. 31,562

THELEN REID & PRIEST LLP  
P.O. Box 640640  
San Jose, CA 95164-0640  
Telephone: (408) 292-5800  
Facsimile: (408) 287-8040



Form PTO 1449 (Rev. 2-32)	U.S. Department of Commerce Patent and Trademark Office	Atty. Docket No. IMPJ-0003D1	Serial No.: 10/661,037
------------------------------	--	---------------------------------	------------------------

O I P E Information Disclosure Statement by Applicant JAN 15 2004 (Use several sheets if necessary)		Applicant: John D. Hyde et al.
		Filed: September 12, 2003 Group: Unassigned

#### U.S. Patent Documents

Init.		Document No.	Date	Name	Class	Subclass	Filing Date
	A	4,864,215	9/5/1989	Schouwenaars et al.	323	312	5/12/1988
	B	5,243,347	9/7/1993	Jackson et al.	341	144	9/28/1992
	C	5,332,997	7/26/1994	Dingwall et al.	341	150	9/23/1993
	D	5,376,935	12/27/1994	Seligson	341	136	3/30/1993
	E	5,66,118	9/9/1997	Gersbach	341	120	7/30/1996
	F	5,790,060	8/4/1998	Tesch	341	119	9/11/1996
	G	5,825,063	10/20/1998	Diorio et al.	257	316	7/26/1996
	H	5,825,317	10/20/1998	Anderson et al.	341	120	4/7/1997
	I	5,841,384	11/24/1998	Herman et al.	341	138	8/18/1994
	J	5,870,044	2/9/1999	Dell'ova et al.	341	120	11/10/1997
	K	5,952,946	9/14/1999	Kramer et al.	341	136	9/30/1997
	L	5,955,980	9/21/1999	Hanna	341	120	10/3/1997
	M	6,118,398	9/12/2000	Fisher et al.	341	144	9/8/1998

#### Foreign Documents

Translation

Init.		Document No.	Date	Country	Class	Subclass	Yes	No

#### Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)

N	Bastos et al., "A 12-Bit Intrinsic Accuracy High-Speed CMOS DAC", December 1998, IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, pp. 1959-1969.
O	Bugeja et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", December 1999, IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, pp. 1719-1732.
P	Bugeja et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", December 2000, IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, pp. 1841-1852.
Q	Van der Plas et al., "A 14-bit Intrinsic Accuracy $Q^2$ Random Walk CMOS DAC", December 1999, IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, pp. 1708-1718.
R	Vittoz, "Dynamic Analog Techniques", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124.
S	Vittoz, "Continuous-Time Filters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 6, 1994, pp. 177-211.
T	Vittoz, "Analog-Digital Conversion Techniques for Telecommunications Applications", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.
U	Vittoz, "Delta-Sigma Data Converters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339.

Examiner	Date Considered
----------	-----------------

Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.